


# ICT Shift Register HW #2

Line Number	Inputs						Outputs			
	Clear	Parallel Load Data				Clock Pulse	FF A	FF B	FF C	FF D
		A	B	C	D		A	B	C	D
1	0									
2		0	0							
3						↗				
4						↗				
5						↗				
6						↗				
7	0									
8			0		0					
9						↗				
10						↗				
11						↗				
12						↗				
13						↗				
14	0									
15					0					
16						↗				
17					0					
18	0					↗				

Use the Shift Register below to fill in the above table:



Line Number	Inputs						Outputs			
	Clear	Parallel Load Data				Clock Pulse	FF A	FF B	FF C	FF D
		A	B	C	D		A	B	C	D
1	0	1	1	1	1					
2	1	0	1	1	0					
3	1	1	1	1	1	↗				
4	1	1	1	1	1	↗				
5	1	0	1	1	1					
6	1	1	1	1	1	↗				
7	1	1	1	1	1	↗				
8	0	1	1	1	1					
9	1	0	1	0	0					
10	1	1	1	1	1	↗				
11	1	1	1	1	1	↗				
12	1	1	1	1	1	↗				
13	0	1	1	1	1					
14	1	1	1	1	0					
15	1	1	1	1	1	↗				
16	1	1	1	1	1	↗				
17	1	0	1	1	0					
18	0	1	1	1	1	↗				

Use the Shift Register below to fill in the above table:

